Job Description
The candidate will work in a technical and organizational leadership role as part of the global
development team, building new DSP/IP-tools. The candidate will also assume the role of lead
development engineer with areas of expertise within existing product, including but not limited to
high-level simulation, modeling of DSP IP core, customization GUIs and design rule checks for
internally developed IP cores. He/She will collaborate with other teams to ensure a high quality
release of products.
•
Lead a team working on enhancing, supporting and maintaining IP deployment in Core
Generator, System Generator for FPGA and Architecture Wizards.
•
Support IP deployment for the latest versions of Xilinx FPGA.
•
Understand, use and integrate with various Xilinx internal and external tools.
•
Collaborate with world-wide teams
•
Deliver high-level simulation & modeling of IP cores (with focus on DSP), customization
GUIs and design rule checks for IP cores.
•
Take responsibility of overall testing of the development efforts. Areas of focus not limited
to, but will include code coverage, functional coverage, regression testing and preventive
measures. Use of improved software verification methodologies is encouraged.
Job Requirements
•
Required
o
B.Tech/BS/M.Tech/MSEE and 10+ years industry experience in production
software development.
o
Demonstrated expertise in C++ software development skills and strong
commitment to delivering high quality products.
o
Strong technical and organizational leadership skills, including recruiting,
retaining, and developing top talent.
o
Must be able to work effectively both collaboratively and independently.
o
Excellent oral and written communication skills, and demonstrated success
working as part of a global team.
•
Desired (one or more areas of expertise)
o
Experience with verification and validation of products
o
Experience with FPGAs
o
Understanding of HDL Languages (VHDL & Verilog)
o
Understanding of modeling of IPs and Systems.
o
Understanding of DSP algorithms and Systems
•
|